



US006163550A

United States Patent [19]

[11] Patent Number: **6,163,550**

Alston et al.

[45] Date of Patent: **Dec. 19, 2000**

[54] STATE DEPENDENT SYNCHRONIZATION CIRCUIT WHICH SYNCHRONIZES LEADING AND TRAILING EDGES OF ASYNCHRONOUS INPUT PULSES

5,537,655 7/1996 Truong 375/356
5,729,719 3/1998 Gates .
5,896,052 4/1999 Gujral et al. 327/144

OTHER PUBLICATIONS

[75] Inventors: **Jerald Alston**, Portola Hills; **Ting-Li Chan**, Laguna Niguel, both of Calif.

Walker et al., A New Synchronizer Design, IEEE Transaction son Computers, vol. 45, No. 11, pp. 1-4, Nov. 1996.
Shieh et al., A scan design for asynchronous sequential logic circuits using SR-latches, Circuits and Systems, vol. 2, pp. 1300-1303, Nov. 1996.

[73] Assignee: **QLogic Corporation**, Aliso Viejo, Calif.

Primary Examiner—Chi H. Pham
Assistant Examiner—Frank Duong
Attorney, Agent, or Firm—Knobbe, Martens, Olson & Bear, LLP

[21] Appl. No.: **08/972,117**
[22] Filed: **Nov. 17, 1997**

[57] ABSTRACT

[51] Int. Cl.⁷ **H03K 21/00**
[52] U.S. Cl. **370/503; 375/370; 375/354; 370/520**

A state dependent synchronization circuit synchronizes an asynchronous input signal to a clock signal to generate a synchronous output signal. The circuit synchronizes both the leading edge and the trailing edge of the input signal and also maintains the state of the output signal at a level corresponding to the input signal when the input signal does not change. The circuit includes an input signal latch which receives the input signal and provides a latched signal which does not charge state even if the input signal subsequently changes state until the latched signal is synchronized to the clock signal. The circuit further includes a synchronizer which synchronizes the latched signal with the clock signal. The synchronizer provides feedback signals to the input signal latch to permit the input signal latch to recognize a change in the state of the input signal only after the synchronizer has synchronized the previous state of the input signal. The synchronizer preferably includes a first stage and a second stage. The first stage of the synchronizer isolates the second stage from any oscillation which may occur if the latched signal changes state too close to a transition in the clock signal. The first stage and the second stage of the synchronizer preferably operate on opposite edges of the clock signal. The circuit preferably includes a pair of cross-coupled gates that enable the circuit to recognize and synchronizine pulses of very short duration.

[58] Field of Search 375/354, 355, 375/356, 358, 360, 364, 370; 370/350, 503, 520; 327/141, 146, 154

[56] References Cited

U.S. PATENT DOCUMENTS

- 4,225,960 9/1980 Masters .
- 4,390,969 6/1983 Hayes .
- 4,408,333 10/1983 Fujii .
- 4,498,176 2/1985 Wagner .
- 4,745,302 5/1988 Hanawa et al. .
- 4,851,710 7/1989 Grivna .
- 4,866,606 9/1989 Kopetz .
- 4,914,325 4/1990 Yamada 307/592
- 4,920,535 4/1990 Watanabe et al. .
- 4,926,445 5/1990 Robb .
- 4,935,942 6/1990 Hwang et al. .
- 4,965,465 10/1990 Denda .
- 4,973,860 11/1990 Ludwig .
- 5,012,127 4/1991 Gates et al. .
- 5,083,049 1/1992 Kagey .
- 5,117,442 5/1992 Hall .
- 5,146,585 9/1992 Smith, III .
- 5,155,745 10/1992 Sugawara et al. .
- 5,237,593 8/1993 Fisher et al. .
- 5,276,807 1/1994 Kodama et al. .
- 5,331,669 7/1994 Wang et al. .
- 5,418,825 5/1995 Cantrell et al. 377/48

12 Claims, 3 Drawing Sheets

