



US005247642A

# United States Patent [19]

[11] Patent Number: **5,247,642**

Kadlec et al.

[45] Date of Patent: **Sep. 21, 1993**

[54] **APPARATUS FOR DETERMINING CACHEABILITY OF A MEMORY ADDRESS TO PROVIDE ZERO WAIT STATE OPERATION IN A COMPUTER SYSTEM**

[75] Inventors: **Kenneth A. Kadlec, Irvine; Shmuel Shottan, Mission Viejo, both of Calif.**

[73] Assignee: **AST Research, Inc., Irvine, Calif.**

[21] Appl. No.: **622,729**

[22] Filed: **Dec. 5, 1990**

[51] Int. Cl.<sup>3</sup> ..... **G06F 12/08; G06F 13/14**

[52] U.S. Cl. .... **395/425; 364/DIG. 1; 364/243.4**

[58] Field of Search ... **364/200 MS File, 900 MS File; 395/425, 400**

[56] **References Cited**

**U.S. PATENT DOCUMENTS**

4,669,043	5/1987	Kaplinsky .....	395/400
4,819,154	4/1989	Stiffler et al. ....	395/575
5,045,998	9/1991	Begun et al. ....	395/325
5,091,846	2/1992	Sachs et al. ....	395/250
5,091,850	2/1992	Culley .....	395/400
5,097,532	3/1992	Borup et al. ....	395/425
5,109,334	4/1992	Kamuro .....	395/400
5,155,834	10/1992	Ryan et al. ....	395/425

**OTHER PUBLICATIONS**

M. Morris Mano, *Computer System Architecture*, 2nd edition, pp. 403-473.

Cliff Rhodes, "Caches keep main memories from slowing down fast CPUs," *Electronic Design*, Jan. 21, 1982, pp. 179-184.

Cliff Rhodes, et al., "Cache-memory functions surface on VLSI chip," *Electronic Design*, Feb. 18, 1982, pp. 159-163.

Jerry VanAken, "Match cache architecture to the computer system," *Electronic Design*, Mar. 4, 1982, pp. 93-95, 97, 98.

Efrem G. Mallach, "What does cache buy for you?," *Mini-Micro Systems*, May 1982, pp. 267, 268, 271.

Robert Hartwig, et al., "Large disk cache uses fast 64k-by-1 static RAMs to speed data-base accesses," *Electronic Design*, Sep. 19, 1985, pp. 193-198, 200, 202.

Howard Sachs, "Improved Cache Scheme Boosts Sys-

tem Performance," *Computer Design*, Nov. 1, 1985, pp. 83-86.

Alan Jay Smith, "Cache memory design: an evolving art," *IEEE Spectrum*, Dec. 1987, pp. 40-44.

David Shear, "Cache-memory systems benefit from on-chip solutions," *EDN*, Dec. 10, 1987, 245-249, 252, 253, 258, 260.

(List continued on next page.)

*Primary Examiner*—Joseph L. Dixon

*Assistant Examiner*—Matthew Kim

*Attorney, Agent, or Firm*—Knobbe, Martens, Olson & Bear

[57] **ABSTRACT**

A computer system includes an Intel 80486 microprocessor having an internal cache memory and a local memory tightly coupled to the microprocessor that can respond to memory accesses without requiring the microprocessor to execute a wait state. An external cache memory system is provided to provide additional cache storage to provide copy back capabilities so that data written to the external cache does not have to be automatically written to slower bulk memory. The computer system includes a conventional Industry Standard Architecture bus (ISA-bus) which may include memory on the bus. The computer system may also include an external math coprocessor. In order to preclude storing data from the math coprocessor and from the ISA-bus memory, the external cache memory system includes a cache determination circuit that selectively generates a cache enable signal to the microprocessor and to the external cache memory system so that only cacheable data is stored in the two caches. The cache determination circuit operates sufficiently fast that when the microprocessor addresses a zero-wait state device, such as the external math coprocessor or the local memory, a cache enable signal is generated within the first clock cycle so that the local memory can respond within the second clock cycle without requiring a microprocessor wait state and the cache enable signal is not generated if the math coprocessor is addressed.

**3 Claims, 8 Drawing Sheets**

